ASSET InterTech's Boundary-Scan Test, Processor-Controlled Test and Intel® IBIST form a unique set of tools for access to, and control of embedded instrumentation.
Expanded Role for JTAG DFTIn recent years, boundary scan has transformed itself. JTAG started more than a decade ago as a simple structural interconnect test technology. It now is a foundational embedded infrastructure capable of hosting a varied collection of structural and functional test technologies, diagnostics, and in-system programming techniques targeted at the chip, board, and system levels.
Along with the expanded role for JTAG, the expectations for boundary scan as well as its critical importance in many test and manufacturing strategies have increased accordingly. At this stage in JTAG's development, fulfilling these expectations depends as much on how well or how poorly the JTAG infrastructure is designed into chips, circuit boards, and systems as it does on the innate capabilities of the boundary scan technology itself.
"Open
Tools and Standards Emerge for Embedded Instrumentation"
Evaluation Engineering (February 2009)
"An
Inside Job"
CIE - Components in Electronics (November 2008)
"Perfect
Storm Brewing for Chip and Circuit Board Test"
SOCcentral (October 2008)
"Embedded
Instrumentation and Boundary Scan"
Electronic Products (September 2008)
"Boundary
Scan Skews Test Coverage Tradeoffs in your Favor"
BestTest Newsletter (May 2007)
"Glenn
Woppman describes the new IJTAG and SJTAG initiatives at ITC"
Test & Measurement World - Audio Interview (October 2006)
"Expanded
Role for JTAG DFT"
Evaluation Engineering (October 2006)
"Tackling
tough problems"
Embedded System Engineering (Sept. 2005)
"Boundary
scan goes underground"
Test & Measurement World (Sept. 2005)
"The
Boundary Scan Infrastructure "
Circuits Assembly (June 2005)
"Making
Moves from Board to System Test"
Electronics Manufacture and Test (June 2005) p. 11
"Boundary
Scan's Horizons are Expanding"
Components in Electronics (June 2005) p.12
"Boundary
Scan and Processor Emulation Achieve Synergy"
Evaluation Engineering (May 2005) p. 56
"Boundary
Scan Benefits Lead-Free Assembly"
SMT Magazine (March 2005)
PRIVACY STATEMENT | CONTACT US | SITE MAP | RESOURCES
Copyright © 2001-2009 ASSET InterTech Inc. All rights reserved.