Memory Fault Insertion and Detection of Intel 4th Generation Core Family

In the paper, faultsย are insertedย on an Intelยฎ Shark Bay platform, and the ScanWorksยฎ Processor-Controlled Test product is used to detect a myriad of faults.ย Real life examples always provide for more clarity as shown in this paper.ย 

Time is of the essence when dealing with memory issues on Intelยฎ Architectures (IA) like Haswell, whether during board bring-up or manufacturing. To shorten production or development time in dealing with memory test problems, a tool that provides robust diagnostics is crucial. The diagnostic information needs to be bit specific, whether working with solder down memories or DIMMs.

There are two distinct stages, whenย dealing withย memoryย testing,ย where a problem may surface. These two stages are the memory setup and the actual memory test. The memory setup is often an overlooked element of the problem. For Intel, the memory setupย is buriedย within the BIOS and depending on how the BIOSย is written, may obfuscate some problems during the test.

Highlights:

  • Diagnostic resolution to increase yield
  • Solving the complex memory test problem
  • Save time finding shorts and opens
  • Understandingย bit swizzling impact on test
Book Cover Image
Tweet
Share
Email
Share

ait-admin