Signal Integrity Validation Procedure for Intel® Xeon® Platforms

Following a defined methodology is an essential step in ensuring signal integrity on Intel® Xeon® designs. An approved three-phase process is as follows:

• Optimize equalization settings
• Collect margin data and perform eye mask analysis
• Perform system-level functional tests