Category: Boundary Scan

DDR Testing using Spoofed Memory Reference Code – Part 2

Alan Sguigna

July 20, 2014
3:42 pm

In Part 1 of this blog, we discussed some of the limitations of ICT, boundary-scan, and conventional functional test for testing memories. This Part 2 reviews methodologies that overcome these constraints.

DDR Testing using Spoofed Memory Reference Code – Part 1

Alan Sguigna

July 13, 2014
2:55 pm

Off-the-shelf memory initialization routines typically do not provide the needed diagnostic resolution if a structural failure causes the system to “blue screen”. How can test engineers overcome this?

JTAG | IJTAG Semiconductor and Board Test Security

Al Crouch

July 1, 2014
12:36 pm

SPI Flash JTAG Programming Using a Xilinx Spartan® FPGA

Kent Zetterberg

June 10, 2014
4:10 pm

Freescale EzPort Programmer with JTAG | FPGA

Kent Zetterberg

May 8, 2014
5:05 am

Fast Flash Parallel In-System Programming | ISP | JTAG

Kent Zetterberg

April 10, 2014
12:58 pm

Serial Port Functional Test with FPGA UART IP and JTAG

Kent Zetterberg

March 11, 2014
7:00 am

What is Board Bring-Up – Part 2

Alan Sguigna

March 9, 2014
4:09 pm

We know that the board bring-up process can be extremely challenging on today’s complex, high-speed designs. How do we get the iterative validation, test and debug steps off of the critical path of new product introduction?

Structural Defects on Intel QuickPath Interconnect – Part 2

Alan Sguigna

March 2, 2014
1:24 pm

Suppose there’s a hidden short-circuit on an Intel QPI net under the CPU socket – what’s the customer going to see?

Boundary-Scan Testing of Memories, and output2 Cells

Alan Sguigna

February 24, 2014
7:20 am

A customer found that their older ICT-based boundary-scan test tool was creating bus contention during memory testing. Let the buyer beware!

Category: Boundary Scan

DDR Testing using Spoofed Memory Reference Code – Part 2

DDR Testing using Spoofed Memory Reference Code – Part 1

JTAG | IJTAG Semiconductor and Board Test Security

SPI Flash JTAG Programming Using a Xilinx Spartan® FPGA

Freescale EzPort Programmer with JTAG | FPGA

Fast Flash Parallel In-System Programming | ISP | JTAG

Serial Port Functional Test with FPGA UART IP and JTAG

What is Board Bring-Up – Part 2

Structural Defects on Intel QuickPath Interconnect – Part 2

Boundary-Scan Testing of Memories, and output2 Cells

Archives

Categories