Category: Software Debug and Trace – Intel

Hypervisor and OS Kernel Debug with DCI on the AAEON Whiskey Lake board

Alan Sguigna

July 17, 2022
7:09 pm

DCI debug of UEFI and hypervisor technologies with full source code.

JTAG Debug using DCI on the AAEON UP Xtreme Whiskey Lake board

Alan Sguigna

March 27, 2022
12:13 pm

If you want to learn about UEFI, you have to be able to see the source code and debug it. Here’s how to build a debug Tianocore image on the AAEON UP Xtreme Whiskey Lake board, flash it onto the target, and use SourcePoint to debug it with Intel Direct Connect Interface (DCI).

Using JTAG for Hypervisor Debug: Part 3

Alan Sguigna

February 21, 2022
5:34 pm

Using a JTAG-based debugger to do Type 1 UEFI hypervisor debug.

SourcePoint Hobbyist Update, and Hypervisor Course Review

Alan Sguigna

February 6, 2022
3:25 pm

A status update on SourcePoint Intel JTAG debugger for individual hobbyists and researchers, and a refresher on hypervisor development.

Debugging Type 1 Hypervisors on the UP Xtreme i11 using JTAG/DCI

Alan Sguigna

November 28, 2021
1:03 pm

An example of debugging a Type 1 hypervisor using JTAG and DCI on a commercially available board.

DCI Debug on the AAEON UP Xtreme i11 board

Alan Sguigna

October 31, 2021
5:24 pm

Finally! A publicly available board with Intel Direct Connect Interface (DCI) working out of the box. With our SourcePoint JTAG-based debugger, it is now possible to explore the inner workings of low-level firmware with all the power of CPU-hardware-assisted run-control and trace features, including Intel Processor Trace and Architectural Event Trace.

Webinar: Beyond printf

Alan Sguigna

October 17, 2021
5:46 pm

In collaboration with the UEFI Forum, I’ll be presenting Beyond Printf: Real-Time UEFI Debugging on Wednesday, October 27th, 2021 at 10am CT. Register here: https://www.brighttalk.com/webcast/18206/512103 to watch the session live, and/or later view the recorded video. What powerful new debugging and trace features exist on the latest Intel silicon? Continue reading, or watch the webinar.

Using the Intel Trace Hub for at-speed printf

Alan Sguigna

September 6, 2021
5:27 pm

For debugging firmware, print statements (“printf”) are often our most powerful tool: some bugs are caused by complex sequences of events that are too long and intricate to root-cause using just breakpoints and watch windows. In this article, I write about my explorations into “at-speed printf”.

JTAG-based debug of AMD servers: webinar notes

Alan Sguigna

August 22, 2021
3:40 pm

Earlier this year, I did a webinar on using our SourcePoint JTAG-based debugger on AMD EPYC platforms. Below is the transcript of the audio, for those who prefer to read some of the material.

Coding to the SED API: Part 5

Alan Sguigna

May 2, 2021
3:31 pm

In this installment of the Coding to the SED API series, we’ll look at the SED functions that access the OOBMSM, and use it for super-fast retrieval of hardware telemetry data.

Category: Software Debug and Trace – Intel

Hypervisor and OS Kernel Debug with DCI on the AAEON Whiskey Lake board

JTAG Debug using DCI on the AAEON UP Xtreme Whiskey Lake board

Using JTAG for Hypervisor Debug: Part 3

SourcePoint Hobbyist Update, and Hypervisor Course Review

Debugging Type 1 Hypervisors on the UP Xtreme i11 using JTAG/DCI

DCI Debug on the AAEON UP Xtreme i11 board

Webinar: Beyond printf

Using the Intel Trace Hub for at-speed printf

JTAG-based debug of AMD servers: webinar notes

Coding to the SED API: Part 5

Archives

Categories