Software Debug and Trace - Intel Archives | Page 4 of 16

Using the Intel Trace Hub for at-speed printf

Alan Sguigna

September 6, 2021
5:27 pm

For debugging firmware, print statements (“printf”) are often our most powerful tool: some bugs are caused by complex sequences of events that are too long and intricate to root-cause using just breakpoints and watch windows. In this article, I write about my explorations into “at-speed printf”.

JTAG-based debug of AMD servers: webinar notes

Alan Sguigna

August 22, 2021
3:40 pm

Earlier this year, I did a webinar on using our SourcePoint JTAG-based debugger on AMD EPYC platforms. Below is the transcript of the audio, for those who prefer to read some of the material.

Coding to the SED API: Part 5

Alan Sguigna

May 2, 2021
3:31 pm

In this installment of the Coding to the SED API series, we’ll look at the SED functions that access the OOBMSM, and use it for super-fast retrieval of hardware telemetry data.

The UP Squared Chronicles Episode 5: Installing and Debugging Windows 10

Alan Sguigna

April 25, 2021
12:09 pm

I hadn’t done anything with my Apollo Lake-based AAEON UP Squared board for a while. It was time to pull it down off the shelf, install Windows 10, and use SourcePoint to debug the platform.

A Trio of Webinars on x86 JTAG-based Debugging

Alan Sguigna

April 10, 2021
5:23 pm

For each of the months of January, February and March, I did a webinar on JTAG-based debugging. Since each of the video recordings are about 45 minutes long, I thought it would be helpful to point out the highlights of each, if you don’t have time to sit through the full durations. At the risk of sounding immodest, there are some real gems of information within the demos of each webinar.

Webinar: Embedded @Scale JTAG-based Debug of x86 Servers

Alan Sguigna

March 7, 2021
4:20 pm

Beginning with Microsoft Azure's Project Olympus, and now a standard within the Open Compute Project, many datacenter servers are now optionally equipped with hardware connectivity between the platform BMC and CPU scan chain. The BMC can thus act as an autonomous JTAG-based embedded out-of-band debug agent, provide low-level triage of system events, such as crashes and hangs. Other use cases, such as hardware validation, manufacturing test, and forensics telemetry are also enabled by this technology.

Webinar: Intel Architectural Event Trace

Alan Sguigna

February 23, 2021
2:16 pm

Don't miss it! ASSET's Alan Sguigna (that's me), in collaboration with the UEFI Forum, will be presenting and demonstrating SourcePoint using the Intel Architectural Event Trace (AET) feature, which offers an unparalleled level of insight into x86 event generation and code execution.

Webinar: JTAG-based debugging of AMD EPYC servers

Alan Sguigna

January 5, 2021
6:09 pm

ASSET is pleased to announce that yours truly is presenting a technical session on JTAG-based firmware debugging of AMD EPYC servers, to be held on Wednesday, January 27th at 1:30pm Central Standard Time.

The UP Squared Chronicles Episode 4: Using Intel Processor Trace with POST Codes

Alan Sguigna

January 3, 2021
11:52 am

I became curious this past week on how UEFI handles POST codes. These are “markers” for the boot process, and tells you at what stage the platform initialization is. Can we easily correlate POST codes with the operation of the UEFI firmware?

The UP Squared Chronicles Episode 3: Intel Processor Trace

Alan Sguigna

December 21, 2020
8:31 am

Wow! It has been a while. I wrote Episode 2 of my open-source explorations into the AAEON Intel Apollo Lake-based Up Squared board back on June 7th. In that episode, I gave directions on how to build the UEFI debug image for the board, complete with source/symbols for consumption by JTAG debuggers like SourcePoint. In this episode, I show source-level debug with SourcePoint, and take advantage of Intel Processor Trace on the board.

Category: Software Debug and Trace – Intel

Using the Intel Trace Hub for at-speed printf

JTAG-based debug of AMD servers: webinar notes

Coding to the SED API: Part 5

The UP Squared Chronicles Episode 5: Installing and Debugging Windows 10

A Trio of Webinars on x86 JTAG-based Debugging

Webinar: Embedded @Scale JTAG-based Debug of x86 Servers

Webinar: Intel Architectural Event Trace

Webinar: JTAG-based debugging of AMD EPYC servers

The UP Squared Chronicles Episode 4: Using Intel Processor Trace with POST Codes

The UP Squared Chronicles Episode 3: Intel Processor Trace

Archives

Categories