Videos

HLAT initialization in the early Windows boot process

Using SourcePoint’s unique JTAG-based Intel x86 debug capabilities, we take a look at when Hypervisor-managed Linear Address Translation (HLAT), a security feature that precludes non data-driven kernel exploits, is initialized upon Windows boot.

Webinar video recording

Charts from webinar

SourcePoint WinDbg JTAG-based debug with DCI and EXDI

WinDbg is Microsoft’s Windows debugger, and SourcePoint is ASSET’s JTAG-based debugger. Integrate the two over the EXtended Debug Interface (EXDI) and you get the unparalleled capabilities of Intel Processor Trace, Architectural Event Trace, SMM and VMM breakpoints, and others.

This demonstration shows these disruptive technologies applied to Windows kernel debugging on an AAEON UP Xtreme i11 Tiger Lake board, using the Intel Direct Connect Interface (DCI). The full webinar is available here, but with lower audio quality for the demo section.

Webinar video recording

Charts from webinar

Webinar Recording: System-Level JTAG with ScanWorks Dispatcher

System-level JTAG, or SJTAG, expands the application potential of JTAG significantly beyond the traditional board-level scope of structural test and device programming.

One application to test boards individually or in a system is with ASSET’s Dispatcher Application Programming Interface. The ScanWorks Dispatcher product is a .NET-based API for high-volume board and system-level testing in the manufacturing environment. With Dispatcher, tests can be run and diagnosed remotely to the board and system level.

This webinar focused on setting up and running Dispatcher, demonstrating various use cases, and illustrating how Dispatcher can be used to test multiple boards in a system.

Webinar video recording

Charts from webinar

Webinar Recording: Guidelines for System-Level JTAG Design

JTAG and boundary scan are technologies that are often thought of in the context of individual chips or printed circuit boards. But, the same technologies can be used in a system-level framework; providing test, debug, programming and validation services in complex structures ranging from multi-chip modules to entire chassis-based board-to-board architectures.

Although thought of most commonly in the context of system-level test, the same technology applies to any application to on-chip Design for Test (DFT), to exercise any kind of Built-In Self Test (BIST)

In this webinar, ASSET’s Michael Johnson described the hardware design rules behind the use of JTAG, boundary scan, and related applications at a system level.

Video recording

Introductory Video on the IEEE 1687 (IJTAG) Design Flow

Our colleagues, John Akin and Larry Osborn, have put together this excellent introductory video on the IEEE 1687 (IJTAG) design flow, inserting an IJTAG network and test instruments into an FPGA.

Webinar video recording

Charts from webinar

Webinar Recording: Boundary Scan Design for Test (DFT) Part 2

Boundary scan is a software-based means of performing printed circuit board structural testing. Being a non-intrusive test technology based upon embedded instrumentation within chips, it greatly complements other nails-based approaches such as In-Circuit Test and Flying Probe.

Implementing Boundary Scan Design for Test (DFT) guidelines enables the unique capability of accessing onboard test resources for non-intrusive testing, which provides short and open faults coverage.

But, getting the most test coverage out of boundary scan requires board hardware design changes. In this webinar, Part 2 of ASSET’s DFT webinar series, we cover some of the most advanced Boundary Scan DFT guidelines associated with flash memory programming, interconnect testing, and testing with FPGAs.

Webinar presented by Michael Johnson, our JTAG Product Manager.

Webinar video recording

Charts from webinar

Webinar Recording: Debug Automation using the SourcePoint Command Language

The SourcePoint JTAG-based debugger has support for a very powerful command language. Much of what can be accomplished via the GUI can also be done programmatically, automating many routine debug tasks.

To graduate to SourcePoint “power user” status, it helps to learn the command language, and use it via the command line and via macros.

This webinar presented an introduction to the command language, followed by a demonstration of its use on a live Intel DCI-connected target, and is intended for experienced to expert SourcePoint users.

Webinar video recording

Charts from webinar

Webinar Recording: Boundary Scan Design for Test (DFT)

Boundary scan is a software-based, flexible means of performing printed circuit board structural testing. Being a non-intrusive test technology based upon embedded instrumentation within chips, it greatly complements other nails-based approaches such as In-Circuit Test and Flying Probe.

And being software-based, as opposed to dependent upon “heavy-metal” board testers that use nails, make it extremely cost-effective.

But, getting the most test coverage out of boundary scan requires printed circuit board hardware design changes. This webinar, by Michael Johnson, our JTAG Product Manager, presented the most common to advanced techniques, and there’s something to learn for everyone from JTAG novices to experts.

Webinar video recording

Charts from webinar

Webinar recording: AMD vs Intel: The Debug Challenge!

This was one of our most popular webinars yet! ASSET’s Alan Sguigna pitted AMD’s new advanced breakpoint capability against Intel’s powerful trace functionality, inclusive of Processor Trace, Architectural Event Trace and Trace Hub firmware/software trace.

This recording captured the first demonstration ever of a set of conditional hardware breakpoints that AMD has introduced on Genoa: innovating with something new using the normal hardware debug registers for the first time in 30 years!

Midway through, after the live demonstration on both Intel and AMD targets, we asked the audience which IC supplier had the best debugging facilities within their silicon. The answer was surprising!

Webinar video recording

Charts from webinar

Webinar recording: Ultimate Guide to Memory Test

Testing DDR memories is considered to be one of the biggest design challenges for new product introduction. And faulty memory devices or interconnects account for the majority of design slips and field failures.

This webinar, presented by ASSET’s Larry Osborn, described these bare-metal test and programming technologies in detail. A JTAG-based demonstration on a live target was shown.

Webinar video recording

Charts from webinar

Webinar recording: DCI debug of UEFI and hypervisor technologies on the AAEON UP Whiskey Lake and Tiger Lake boards

ASSET InterTech’s Alan Sguigna did a live demonstration of UEFI firmware and hypervisor debug on the AAEON UP Xtreme Whiskey Lake and Tiger Lake boards, using our SourcePoint JTAG debugger. Access to the target was via Intel Direct Connect Interface (DCI), eliminating the need for a hardware probe, and connecting solely via a specialty USB cable.

UEFI debug was performed on the WHL MinPlatform open-source build. The hypervisor VM breakpoints were displayed using Satoshi Tanda’s open-source MiniVisor.

Webinar video recording

Charts from webinar

Webinar recording: Squeezing Out More Test Coverage: Bridging the Gap Between Boundary Scan and Functional Test

All test engineers want to increase board test coverage. That last ounce can mean the difference between great product quality, and a lot of dissatisfied customers returning your product for repair. Non-boundary scan devices, such as memory devices, ADCs, Ethernet PHY, etc. can be functionally tested with boundary scan using a mechanism named Component Action (CA).

This webinar describes the CA methodology, reviews its programming model, and demonstrates examples on a live target.

Webinar video recording

Charts from webinar

Webinar recording: Onboard Fast Flash Programming Technology Innovations - Addressing Offboard Challenges

Device programming must be fast and efficient to deliver the performance necessary to achieve Design and Production Line goals. Offboard programming approaches are burdened by device inventory and change order issues. And historically, JTAG/boundary-scan has been a great solution for onboard programming of small images, but is too slow for today’s large flash devices.

This webinar describes new innovations in onboard programming that dramatically reduce programming times, and thus lower the cost of the development and manufacturing programming processes. Technologies such as short-chain boundary scan, FPGA-based fast programming, SPI Direct, and processor-based fast programming (using JTAG and/or Ethernet) are reviewed and demonstrated.

Webinar video recording

Charts from webinar

Webinar recording: Embedded JTAG/Boundary Scan for Built-In Self Test

Latent structural faults may be undetectable by traditional functional test, manifesting themselves via system failures in the field, which is unacceptable for mission-critical applications. This dictates a new approach to built-in test: using JTAG-based boundary-scan test (BST) within system firmware, thereby eliminating the need for external physical hardware probes, and providing an in-situ mechanism for failure prevention and proactive maintenance.

This webinar describes the application of JTAG for Built-In Self Test, the technology behind it, Test Access Port (TAP) controller firmware requirements, the BST library Application Program Interface (API), and hardware design requirements.