Webinar recording: Chiplet interconnect testing using JTAG/boundary scan

This is the December 2nd, 2020 webinar recording of the use of ScanWorks STIL export functionality to perform chiplet interconnect testing. The use of IEEE 1149.1 and 1149.6 for high-speed interconnect structural testing allows for detection and diagnosis of process issues on chiplet-based designs.